Synthesized Calculator in Verilog
A hardware calculator designed and synthesized from RTL
- Verilog
- RTL
- FPGA
Overview
This project implements a calculator as synthesizable Verilog. The design breaks input handling, arithmetic, control, and display behavior into testable RTL modules.
Project details
Additional design notes, verification results, and synthesis details are coming soon.